CAN2 BLOCK DIAGRAM
The CAN2-PC/104 offers two Intel 82527- based CAN channels (Channel1 and Channel 2). The channels are independent from each other. Please note that we have ordercodes for CAN2 versions with one CAN channel (Channel 1 only) and two channels, For more details, see the CAN2 ordercodes. Each CAN channel offers two CAN bus connectors for easy CAN bus integration.

The CAN2 82527 serial communication controller(s) are I/O port mapped to the PC/104 host system I/O address space. The I/O base address is jumper selectable over the CAN2 chip select logic with jumper JP3 to 200h, 210h, 220h, 230h, 300h, 310h, 320h, or 330h. Channel 1 is using this base address, Channel 2 uses base address + 2. Each 82527 serial communication controller can generate an interrupt request to the PC/104 bus. This interrupt request is jumper selectable with jumper JP1 (for CAN2 Channel 1 - IRQ Select Channel 1) and jumper JP2 (for CAN2 Channel 2 - IRQ Select Channel 2) on the PC/104 bus interrupts IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7, IRQ10, IRQ11, IRQ12, IRQ14, or IRQ15. The CAN2 jumper configuration with the jumpers JP1, JP2, and JP3 is important for using the CAN2 in PC/104 based embedded systems together with real- time operating systems (RTOS). Most of this operating systems donīt use the Plug and Play methods. Document Download - PDF File, 700.125 bytes Intel i82C527 data sheet.

| Home Page | CAN Bus I/F | Back to top |
SSV SOFTWARE SYSTEMS PC/104 Products. CAN2. File: P148.HTM, Last Update: 05-Sept-1999
Copyright (c) 1996 - 1999 WST. All rights reserved.